Technology Mapping of FSM Oriented to LUT-Based FPGA
نویسندگان
چکیده
منابع مشابه
LUT-based FPGA technology mapping under arbitrary net-delay models
The field programmable gate-array (FPGA) has become an important technology in VLSI ASIC designs. Most existing algorithms for performance-driven technology mapping for Lookup-table (LUT) based FPGA designs are based on the unit-delay model. In this paper we study the technology mapping problem under arbitrary net-delay models. We show that if the net delay can be determined or estimated before...
متن کاملA Power-aware Post-processing under depth constraint for LUT-based FPGA Technology Mapping
It is difficult for LUT-based FPGA technology mapping to generate a power-minimal K-input LUT network with minimum depth at one time because a problem for power-minimization was shown to be NP-hard[5]. A problem for area-minimization is also NP-hard, and area-aware algorithms[7][8][9][10] recover area after generating a depthminimum network. On the other hand, existing poweraware algorithms[11]...
متن کاملStructural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA
In this paper, we study the problem of decomposing gates in fanin-unbounded or K-bounded networks such that the mapping solutions computed by a depth-optimal mapper have minimum depth. We present several theoretical results: (1) any further decomposition of a K-bounded network will lead to an optimal mapping depth smaller than or equal to that of the original network, regardless of the decompos...
متن کاملAn Improved Algorithm for Performance Optimal Technology Mapping with Retiming in LUT-Based FPGA Design
The FPGA technology mapping and synthesis problem for combinational circuits has been well studied. But for sequential circuits, most of the previous synthesis and mapping algorithms assume that the positions of ippops are xed and synthesize each combinational block independently. Retiming is a technique to reduce the clock period by repositioning ippops LeSa91]. With retiming, the previous map...
متن کاملALTO: an iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping
In this paper, we propose an iterative area/performance tradeoff algorithm for look-up table (LUT)-based field programmable gate array (FPGA) technology mapping. First, it finds an area-optimized, performance-considered initial network by a modified area optimization technique. Then, an iterative algorithm consisting of several resynthesizing techniques is applied to trade the area for the perf...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Applied Sciences
سال: 2020
ISSN: 2076-3417
DOI: 10.3390/app10113926